Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • DFT Metrics Reference
  • DFT Glossary
  • Reading Path
  • Scan Fundamentals61
  • Compression & Diagnosis61
    • Compression Architectures
    • Pattern Volume Tradeoffs
    • Diagnosis & Yield Learning
    • Compression Debug
      • Compression Debug: Mechanism
      • Compression Debug: Inputs & Outputs
      • Compression Debug: Reports & Metrics
      • Compression Debug: Debug Playbook
      • Compression Debug: Worked Example
      • Compression Debug: Pitfalls & Red Flags
      • Compression Debug: Interview Drills
      • Compression Debug: Review Checklist
      • Compression Debug: Theory Deep Dive
      • Compression Debug: Design Space
      • Compression Debug: Expanded Case Study
      • Compression Debug: Step-by-Step Walkthrough
      • Compression Debug: Comparison Matrix
      • Compression Debug: Software / Programmer View
      • Compression Debug: Silicon PPA Impact
    • Compression & Diagnosis: Tricky Q&A
  • ATPG & Pattern Generation61
  • MBIST & LBIST61
  • Boundary Scan & JTAG61
  • Test Timing & Power61
  • DFT Physical Integration61
  • DFT Interview Prep61
  • DFT / ATPG Cheatsheet
Loading lesson

‹Compression Debug
  1. Topics
  2. Design for Test
  3. Compression & Diagnosis
  4. Compression Debug
  5. Compression Debug: Expanded Case Study

DFT / ATPG · All levels

Compression Debug: Expanded Case Study

Expanded Case Study for Compression Debug.

On this page

    Extended case study

    Release review: unknown/X inflation, compactor overflow incidents, pattern replay success rate regresses after a test-flow update touching Compression Debug.

    Background

    Team had prior signoff, then a new program/config introduced regressions in selected buckets.

    Symptoms observed

    • unknown/X inflation, compactor overflow incidents, pattern replay success rate regression

    • Mismatch between simulation and tester

    • Escalation without clear owner

    Investigation timeline

    1. Hour 0: freeze pattern set, constraints, and tester program tags

    2. Hour 1: isolate first failing bucket by mode/lot

    3. Hour 2: verify legality and constraints assumptions

    4. Hour 3: correlate with physical/timing/power context

    5. Hour 4: choose minimal reversible fix

    6. Hour 5: run full signoff regression matrix

    7. Hour 6: publish decision memo and owners

    Root cause

    Root cause tied to Compression Debug: Compression debug isolates whether failures come from EDT wiring, X-masking policy, clocking, or ATPG assumptions before blaming silicon defects.

    Fix and validation

    • Apply bounded fix with owner

    • Re-run X-source trace, compactor status report, pattern replay logs

    • Re-validate quality, timing, and test power

    Lessons learned

    • Tag every run artifact

    • Mechanism first, command second

    • Close with explicit release decision

    Diagram
    CASE STUDY - Compression Debug
    baseline metric / regressed metric / post-fix metric

    Sequence under stress

    Diagram
    DFT FLOW - Compression Debug
    
    scan insertion -> chain stitch -> compression map -> ATPG -> tester apply -> diagnosis
          |                |                |            |             |
     controllability   shift balance    channel use   coverage     silicon correlation
    
    Primary metric: unknown/X inflation, compactor overflow incidents, pattern replay success rate

    DFT deep dive

    Compression saves tester time only when diagnosis observability remains credible.

    Concept diagram

    Diagram
    COMPRESSION LOOP
    
    EDT/decompressor -> compressed patterns -> compactor responses -> diagnosis

    Metric graph

    Diagram
    PATTERN vs COVERAGE
    
    coverage up   -> pattern count up
    compression up -> pattern count down (until aliasing risk)

    Reports and artifacts

    • compression ratio dashboard

    • pattern count trend

    • X-source report

    • diagnosis bucket summary

    Mini case study

    Compactor overflow plus unknown inflation caused false diagnosis; masking policy and channel map corrected.

    Debug branches

    • Separate X issues from silicon defects

    • Replay failing patterns uncompressed

    • Track tester memory budget

    Senior review question

    Ask: what evidence proves this DFT decision is safe for production?

    Key takeaways

    • State metric, lot/corner context, and pattern tag with every claim.

    • Treat timing, power, and quality as one signoff problem.

    Common pitfalls

    • Chasing coverage without legality checks.

    • Ignoring test-power side effects of pattern changes.

    • Debugging silicon without reproducible tags.

    Principal DFT review addendum

    Compression debug isolates whether failures come from EDT wiring, X-masking policy, clocking, or ATPG assumptions before blaming silicon defects.

    Metric: unknown/X inflation, compactor overflow incidents, pattern replay success rate

    This content block can't be displayed here.

    Block type: unknown

    This content block can't be displayed here.

    Block type: unknown

    This content block can't be displayed here.

    Block type: unknown

    Previous

    121 / 493

    Next: Compression Debug: Step-by-Step Walkthrough

    Up next

    Up nextCompression Debug: Step-by-Step Walkthrough

    Sign in to save progress

    Practice this lessonReport an error

    See also

    • Compression Debug: Mechanism
    • Compression Debug: Inputs & Outputs
    • Compression Debug: Reports & Metrics