Design space exploration

For Physical DFT Debug, release options trade quality, tester cost, and schedule risk.

Option A - conservative

• Conservative quality: helps debug confidence

• Risk: higher test cost

• Validate with: first production ramps

Option B - balanced

• Balanced release: helps quality and cost

• Risk: needs discipline

• Validate with: mainstream products

Option C - aggressive

• Aggressive schedule: helps faster closure

• Risk: escape risk

• Validate with: late tapeout pressure

Option D - architecture change

• Architecture change: helps long-term quality

• Risk: schedule hit

• Validate with: chronic recurring failures

DESIGN SPACE - Physical DFT Debug
quality <-> tester cost <-> schedule

Design pitfalls

• No ownership for quality gap

• Fixing one metric while regressing another

Tradeoff curve

BEFORE / AFTER - Physical DFT Debug

metric quality
  ^
  |                    --- release target
  |      o regressed
  |           o baseline
  |                o after fix
  +-------------------------------> closure iteration

Prove quality, timing, and test-power all moved safely.

DFT deep dive

Physical integration quality decides whether DFT architecture survives implementation realities.

Concept diagram

PHYSICAL DFT FLOW

chain planning -> floorplan placement -> route -> test timing/power validation

Metric graph

ROUTING BURDEN

poor chain order -> longer routes -> more hold buffers

Reports and artifacts

• scan physical wirelength

• congestion heatmap

• test clock skew

• handoff issue tracker

Mini case study

Late scan reorder reduced route detours and eliminated a major shift hold cluster before signoff.

Debug branches

• Correlate chain order with congestion

• Place compression logic near chain clusters

• Keep DFT-PD handoff versioned

Senior review question

Ask: what evidence proves this DFT decision is safe for production?

Key takeaways

• State metric, lot/corner context, and pattern tag with every claim.

• Treat timing, power, and quality as one signoff problem.

Common pitfalls

• Chasing coverage without legality checks.

• Ignoring test-power side effects of pattern changes.

• Debugging silicon without reproducible tags.

Principal DFT review addendum

Physical DFT debug traces violations to chain ordering, buffering strategy, clock topology, or extraction/view mismatches.

Metric: physical root-cause turnaround, repeat DFT route violations, signoff escape risk