DFT / ATPG · All levels

Test Signoff Reports: Inputs & Outputs

Inputs & Outputs for Test Signoff Reports.

Inputs and outputs contract

Inputs & Outputs for Test Signoff Reports focuses on test readiness score, unresolved waivers, production release risk. The goal is to convert metric movement into mechanism, owner, and release decision.

Treat these as a release contract. Ambiguity here creates expensive debug loops because teams optimize against different assumptions.

diagram
INPUTS
  - scan/ATPG architecture and constraints
  - fault model and quality target policy
  - pattern generation config + tester limits
  - timing/power/physical assumptions

OUTPUTS
  - quality metrics and closure status
  - signed artifacts and owner approvals
  - diagnosis evidence for residual risk
  - release, waiver, or escalation decision

Flow sequence

diagram
DFT FLOW - Test Signoff Reports

scan insertion -> chain stitch -> compression map -> ATPG -> tester apply -> diagnosis
      |                |                |            |             |
 controllability   shift balance    channel use   coverage     silicon correlation

Primary metric: test readiness score, unresolved waivers, production release risk

Ownership map

diagram
OWNERSHIP MAP - Test Signoff Reports

artifact              owner
----------------      -----------------
architecture/report DFT lead
constraints/setup   product engineering lead
physical/test       program lead

Name an owner for each failing metric cluster.

DFT deep dive

Test signoff fails when shift/capture timing and test power are treated independently.

Concept diagram

diagram
TEST SIGNOFF LOOP

test SDC -> shift/capture timing -> power-aware ATPG -> IR validation -> release

Metric graph

diagram
TEST CURRENT

functional current  baseline
scan shift current  peak-risk zone

Reports and artifacts

  • test-mode STA report

  • shift/capture split

  • test power IR map

  • waiver tracker

Mini case study

At-speed patterns passed timing but failed in production due to peak shift IR; staggered capture and power-aware fill resolved.

Debug branches

  • Tag test and functional corners separately

  • Check hold in shift mode

  • Correlate fail bins with power hotspots

Senior review question

Ask: what evidence proves this DFT decision is safe for production?

Key takeaways

  • State metric, lot/corner context, and pattern tag with every claim.

  • Treat timing, power, and quality as one signoff problem.

Common pitfalls

  • Chasing coverage without legality checks.

  • Ignoring test-power side effects of pattern changes.

  • Debugging silicon without reproducible tags.

Principal DFT review addendum

Test signoff consolidates coverage, timing, power, and diagnosis evidence into a release decision with explicit ownership and waivers.

Metric: test readiness score, unresolved waivers, production release risk