Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutRoadmapCareersInternshipsFAQContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • The NanoSoC Tour
  • Reading Path
  • SoC Glossary10
    • Glossary: Address and decode
    • Glossary: Interconnect
    • Glossary: Clocks and resets
    • Glossary: Power
    • Glossary: Interrupts and DMA
    • Glossary: Memory, boot and security
    • Glossary: Integration and handoff
    • Glossary: Verification, test and bring-up
    • Glossary: Package and I/O
    • Glossary: Signoff and process
  • SoC Metrics Reference
  • SoC Cheatsheet
  • What SoC Integration Is12
  • Architecture and Budgets21
  • Memory Maps and Address Decode26
  • Interconnect and Bus Fabrics26
  • Clock and Reset Architecture24
  • Power Architecture21
  • Interrupts, DMA and Peripherals15
  • Memories, Boot and Security21
  • IP Integration and Handoff21
  • Top-Level Verification and Bring-up21
  • Package, Pads and I/O18
  • Chip Signoff and Tapeout18
  • SoC Interview Prep16
  • Capstone: Integrate NanoSoC14
Loading lesson

←SoC Glossary
  1. Topics
  2. SoC Design
  3. SoC Glossary
  4. Glossary: Integration and handoff

SoC DesignAll levels

Glossary: Integration and handoff

SoC integration glossary terms: integration and handoff.

Integration and handoff

Term

Meaning

Taught in

Acceptance gate

The checks a delivered block must pass before the integrator takes it: collateral complete, version recorded, lint clean, interface as agreed.

The Acceptance Gate and Redelivery

Area roll-up

Summing block areas, adding clock tree, routing and fill overhead, and comparing the core with the die budget. NanoSoC: 0.585 mm2 of blocks, 0.655 mm2 core, 0.940 mm2 die core budget, 69.7% utilisation.

Area Roll-Up

Budget

A number assigned to a block or link for area, timing, power or bandwidth, with an owner and a rule for changing it.

Contracts with Owners

Change notice

The record that a delivered block changed: what, why, which interfaces and which tests are affected.

Versioning and Change Notices

Collateral

Everything delivered with a block besides its RTL: models, constraints, register description, test and power intent.

What an IP Delivery Contains

Connectivity table

The wiring written as data: source, destination, width and tie-off. A checker compares it with the netlist.

Connectivity Tables as the Source of Truth

Constraint merge

Combining block constraints and top constraints into one set, with clocks defined once at the top.

Merging Block Constraints

Feedthrough

A wire that passes through a block only because of where it sits in the hierarchy. It costs area, delay and a boundary decision.

Boundary Choices and Feedthroughs

Hardware-software contract

What firmware may rely on: register behaviour, reset values, ordering, error responses and known errata.

Hardware-Software Contract and Errata

Interface contract

The written agreement at a block boundary: signals, timing, protocol and who owns each side.

Interfaces as Contracts

Margin

Slack deliberately kept in a budget. It is spent over the schedule, and a burn-down shows how fast.

Margin Burn-Down

Partition

A block of the design treated as one unit of ownership and implementation, with fixed boundary budgets.

Flat Versus Hierarchical

RACI

A table of who is Responsible, Accountable, Consulted and Informed for each decision, used to run change control.

RACI and Change Control

Tie-off

A constant value applied to an unused input. Every unused input needs one, and the lint tool checks it.

Port Widths, Tie-Offs and Unconnected Ports

Wrapper

A layer around a delivered block that adapts widths, protocols, clocks, resets and test so the block's own files stay unchanged.

Why Every Block Is Wrapped

Back to the Glossary for the other groups and the look-alike terms.

Previous

286 / 289

Next: Glossary: Verification, test and bring-up

Up next

Up nextGlossary: Verification, test and bring-up

Sign in to save progress

Practice this lessonPrevious lessonReport an error

See also

  • Glossary: Address and decode
  • Glossary: Interconnect
  • Glossary: Clocks and resets