Skip to content
DenseChip
Learn
PracticeCode labInterview

DenseChip

Navigate

Menu

LearnPracticeCode labInterview

Tools

All toolsSV editorCode repoResume
DenseChip

Practice, courses, and chip-design tools in one focused workspace.

LearnPracticeCode labInterviewToolsLearning paths

© 2026 DenseChip

AboutContactPrivacyTerms
Skip to lesson

Course contents

  • How to Use This Course
  • Reading Path
  • STA Glossary
  • STA Metrics Reference
  • STA Mastery Cheatsheet
  • Timing Paths and Checks16
  • Constraints & SDC Fundamentals20
  • Delay Graph & Path Analysis16
  • Beyond Setup and Hold16
  • Multi-Corner Multi-Mode Signoff16
  • OCV, AOCV, POCV and Variation16
  • Crosstalk and Noise16
  • ECO and Closure16
  • STA Debug Playbook16
  • STA Interview Prep26
    • STA Whiteboard Framework
    • STA Framework Drills
    • Scenario: MMMC Storm
    • Scenario: ECO Under Pressure
    • Scenario: Constraint Ghost
    • STA Interview Q&A Bank
    • STA Interview Q&A Bank (Expanded)
      • Senior Design Review Q&A
      • Rapid-Fire Round
  • Capstone Timing Signoff Lab4
Loading lesson

‹STA Interview Q&A Bank (Expanded)
  1. Topics
  2. Static Timing Analysis
  3. STA Interview Prep
  4. STA Interview Q&A Bank (Expanded)
  5. Rapid-Fire Round

Part 10 · Interview Prep · All levels

Rapid-Fire Round

Twenty one-line questions with one-line answers, to be answered in about thirty seconds each.

Cover the answer column, set a timer for thirty seconds per question, and answer in one or two sentences. If an answer takes longer, the idea needs more practice; the last column says where to revise.

#

Question

One-line answer

Revise in

1

Setup slack formula?

Capture edge + capture latency - setup - uncertainty - arrival.

Setup Check Derivation

2

Which corner is worst for hold?

Fast process, usually high voltage and cold; at low voltage with temperature inversion the fast condition is hot.

Temperature Inversion

3

What does a false path do?

Removes the check on that path completely.

False Paths

4

Multicycle setup N: what hold value?

N - 1 for same-clock paths.

Multicycle Paths

5

Capture edge for rising to falling?

Half a period after launch.

Launch and Capture Edges

6

Which derates apply for setup?

Late on launch clock and data, early on the capture clock.

Flat OCV Derates

7

CRPR credit for 0.40 ns shared, derates 1.10 and 0.90?

0.40 × 0.20 = 0.08 ns.

Common Path Pessimism Removal

8

What is TNS?

Sum of negative endpoint slacks; the union counts each endpoint once.

Reporting by View

9

Recovery resembles which check?

Setup, for the release of an asynchronous pin.

Recovery and Removal Model

10

Removal resembles which check?

Hold; worst in the fast corner.

Recovery and Removal Model

11

When may an AND gate's enable change?

While the clock is low.

Gating Check Model

12

One clock phase violates pulse width in one corner. Likely cause?

Duty cycle distortion in the clock tree.

Duty Cycle Distortion

13

Opposite-direction aggressor: effective coupling?

About twice the coupling capacitance: slows the victim.

Coupling and Aggressors

14

Same-direction aggressor effect?

Speeds the victim up, which hurts hold.

Setup Versus Hold Impact

15

Which receivers make noise dangerous?

Clock, asynchronous set or reset, and latch enable pins.

Functional Failure Risk

16

What does delay insertion at an endpoint conserve?

The sum of setup and hold slack, in the same scenario.

Order of Operations

17

What does useful skew conserve?

Total setup slack around a pipeline between fixed endpoints; it only moves it.

Skew Budget Arithmetic

18

Why can a constraint-only improvement be suspicious?

It may come from an exception that removed real paths; count what it covers.

Constraint Version Drift

19

What is temperature inversion?

At low voltage, delay can be larger when cold.

Temperature Inversion

20

First check on a constraint set?

Coverage: unclocked registers, unconstrained ports, exceptions with path counts.

Missing Clock

How to use the round

Run it twice: once reading the questions aloud and answering, then once with a friend choosing a random order. Anything you hesitate on goes on a list; revise the linked lesson and come back to it in a day. Scoring: 30 seconds per question (120 seconds for four in a row) is a 4 on speed; more than 30 seconds for a single question is a sign that the idea is not yet automatic.

Common pitfall

Answering with a definition when the question asks for a number or a direction. Questions 7, 13 and 16 want a computation or a conserved quantity.

Interview

In a real interview, answer the one-liner first and then offer the next level of detail; do not wait to be asked.

Check yourself Which three questions are about conservation rules, and what do they conserve?

Q16 and Q17 (conservation rules: setup plus hold slack at an endpoint, and total setup slack along a pipeline); Q7 is a double-counting correction, not a conserved quantity.

Related topics

  • Senior Design Review Q&A

  • Up: Interview Prep

Previous

179 / 183

Next: Capstone Timing Signoff Lab

Up next

Up nextCapstone Timing Signoff Lab

Sign in to save progress

Practice this lessonReport an error